More than schematic ERC - Reveals what first-pass review and ERC cannot.

Tomachie analyzes your Altium® .SchDoc files and extracts what's implicit: connectivity issues, ERC misses, interface validation, library quality grades, test coverage gaps, and documents the artifacts ready for formal review.¹

Upload ZIP → Parse SchDoc → Analyze & Check → Render HTML → Email Link

Try it yourself: Download FPGA1394V3.zip — Xilinx FPGA PCB design with Firewire, multi-sheet hierarchy. Upload below to receive a full analysis report. (more PCB design reviews)
Design Review Pre-generated — see what the output looks like without uploading.

Submit Schematic for ERC, DFT and auto-documentation

No account needed — just enter your email to receive results. Links are valid for two weeks.

Email Address

Confirm Email

Schematic Files (ZIP)

Drop ZIP here or click to browse

ZIP containing .SchDoc and .PrjPcb* files. Add BSDL files to the ZIP if you want Boundary Scan analysis.

Variant (optional)

0 = base (all components), 1+ = named variants

Top Level Sheet (optional)

Leave blank if .PrjPcb is included.

▸ Advanced Options

Need extended privacy?

¹ Altium is a registered trademark of Altium LLC. The term is used under fair use doctrine, solely to identify compatible file formats. No endorsement or affiliation is claimed or should be implied.